## 20UCACT3005

SHRIMATHI DEVKUNVAR NANALAL BHATT VAISHNAV COLLEGE FOR WOMEN (AUTONOMOUS) (Affiliated to the University of Madras and Re-accredited with 'A+' Grade by NAAC) Chromepet, Chennai — 600 044. BCA END SEMESTER EXAMINATIONS NOVEMBER -2023 SEMESTER - III **20UCACT3005 - Computer Architecture** 

Total Duration : 2 Hrs 30 Mins.

Total Marks : 60

## Section B

Answer any **SIX** questions  $(6 \times 5 = 30 \text{ Marks})$ 

- 1. Define and explain Multiplexer with a neat diagram.
- 2. Explain Arithmetic Operations.
- 3. Classify Modes of Transfer in Input / Output Organization.
- 4. Explain Memory Hierarchy.
- 5. Describe various Interrupts with examples.
- 6. Relate Attached Array Processor and SIMD Array Processor.
- 7. Explain Central Processing Unit with a block diagram.
- 8. Distinguish between RAM and ROM.

## Section C

Answer any **THREE** questions  $(3 \times 10 = 30 \text{ Marks})$ 

- 9. Explain about various Micro Operations with examples.
- 10. Discuss on Addressing Modes with example.
- 11. Determine the steps in RISC Pipeline with neat diagram.
- 12. Apply the concept of Direct Memory Access and explain.
- 13. Compare Cache and Virtual Memory.

\*\*\*\*\*